Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.
45 views (last 30 days)
I got the VHDL code using the System Generator, but there are some errors displayed as following figures. And the verilog HDL code could work generating from the same Simulink Model. Is there any setting should be done?Thank you very much.