tristate input in hdl verifier?
1 visualizzazione (ultimi 30 giorni)
Mostra commenti meno recenti
Hi guys,
I met a problem on how to generate tristate bus stimulus in hdl verifier. In details, I need to verify a bus read/write.
So, the data bus need to driven as high impedance during read cycle.
Based on my knowledge, it seems that there's not way to do so. I wonder there is another possible way to accomplish this.
Thanks advance!
Regards,
Jeff
0 Commenti
Risposte (0)
Vedere anche
Categorie
Scopri di più su HDL Coder in Help Center e File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!