Simulink models to Verilog HDL coder

4 visualizzazioni (ultimi 30 giorni)
Shahvaiz Pasha
Shahvaiz Pasha il 16 Gen 2012
Risposto: Kiran Kintali il 6 Mar 2023
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
  1 Commento
Walter Roberson
Walter Roberson il 16 Gen 2012
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?

Accedi per commentare.

Risposte (1)

Kiran Kintali
Kiran Kintali il 6 Mar 2023

Categorie

Scopri di più su Code Generation in Help Center e File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by