Simulink models to Verilog HDL coder
4 visualizzazioni (ultimi 30 giorni)
Mostra commenti meno recenti
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
1 Commento
Walter Roberson
il 16 Gen 2012
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?
Risposte (1)
Vedere anche
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!