Exporting Xilinx system generator design as IP catalog

1 visualizzazione (ultimi 30 giorni)

Shashi TG il 10 Feb 2017

0
Link

Link diretto a questa domanda

https://it.mathworks.com/matlabcentral/answers/324393-exporting-xilinx-system-generator-design-as-ip-catalog

Risposto: Marco il 28 Set 2017

Hi there,

Can any type of xilinx system generator design be exported as an IP core to IP integrator? Or are there any considerations on that?

thanks in advance

0 Commenti
Mostra -2 commenti meno recentiNascondi -2 commenti meno recenti

Accedi per commentare.

Accedi per rispondere a questa domanda.

Risposte (1)

Marco il 28 Set 2017

0
Link

Link diretto a questa risposta

https://it.mathworks.com/matlabcentral/answers/324393-exporting-xilinx-system-generator-design-as-ip-catalog#answer_283464

Hello Shashi, you can find some useful information at this link: https://forums.xilinx.com/t5/DSP-and-Video/IP-import-into-System-Generator-as-a-block/td-p/544011

BR Marco

0 Commenti
Mostra -2 commenti meno recentiNascondi -2 commenti meno recenti

Accedi per commentare.

Accedi per rispondere a questa domanda.

Categorie

Code Generation HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

FPGA, ASIC, and SoC Development HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

Scopri di più su Xilinx FPGA and SoC Devices in Help Center e File Exchange

Prodotti

DSP System Toolbox

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by