Error in conversion of simulink model into verilog code?

1 visualizzazione (ultimi 30 giorni)
SUKUMAR NAGINENI
SUKUMAR NAGINENI il 17 Mar 2019
Risposto: Kiran Kintali il 17 Mar 2019
Hello,
We are getting an error while conversion of Simulink model into Verilog code using HDL coder. Anyone can resolve this problem.
The details of the current MATLAB version and the error attached below.
MATLAB 2015 b (32-bit).
p.JPG

Accedi per rispondere a questa domanda.

Risposta accettata

Kiran Kintali
Kiran Kintali il 17 Mar 2019
Absence of the necessary files shows you seem to have installation issues.
Can you please do a clean reinstall and if it doesn't help can you contact MathWorks install team support?
Thanks

Più risposte (0)

Categorie

Scopri di più su Introduction to Installation and Licensing in Help Center e File Exchange

Tag

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by