Shift Register implementation using Simulink

Hello,

I am trying to implement a model to calculate the CRC of the Received Bit Vector.

Please suggest me the technique how can we implement a shift Register with some initial content.

Regards Kiran

Answer 1

[Kaustubha Govind]

You should be able to implement this using cascaded Unit Delay blocks. Program the "initial conditions" for the blocks with the desired initial output.

Answer 2

[timo]

I am also interested in this Can someone share an example with the unit delay blocks ?

Answer 3

[Ralf Zaeper]

Attached a simple two level shift register in Simulink. Switch and memory blocks make up Kaustubha's suggested cascaded approach. A random number is captured at given trigger times, here generated every four steps, and shifted through the two stages.

The scope shows overall step counter, the two shift level contents and the trigger signal.