Dual clock Simulink design to implement in HDL Coder using "clock_enable" constraint
3 visualizzazioni (ultimi 30 giorni)
Mostra commenti meno recenti
Hello,
I have dual clock Simulink design to implement in HDL Coder. Clocks are 250 and 125 MHz.
I need to setup HDL Coder as single clock input. Thus, the only way to make slow clock (125 MHz) would be by using clock_enable. HDL Coder does not pass slow clock information to Vivado, so the whole design is routed at the fast clock (250 MHz). This makes timing fail in Vivado. It would be easy to meet timing if Vivado routed at the correct clock rates (both fast and slow). How do I tell Vivado in HDL Coder to use clock_enable constraint for slow part of the design?
Thanks!
0 Commenti
Risposte (0)
Vedere anche
Categorie
Scopri di più su HDL Coder in Help Center e File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!