Statistica
RANK
31.641
of 300.851
REPUTAZIONE
1
CONTRIBUTI
5 Domande
1 Risposta
ACCETTAZIONE DELLE RISPOSTE
20.0%
VOTI RICEVUTI
1
RANK
of 171.294
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Simulink sample time colors in 2025b
Thank you for the answer, Leepakshi! By now, I was able to figure out how to create a script that updates the Sample time color...
circa 2 mesi fa | 0
Domanda
Simulink sample time colors in 2025b
I need to transfer a 2023a Simulink design to 2025b version. Everything goes well except the sample time colors. I have 8 colors...
2 mesi fa | 2 risposte | 0
2
risposteDomanda
How to add TCL script to HDL Coder IP Core generation
I use HDL Coder IP Core flow and I need to add a TCL script that I have to open Vivado, add the new IP core to the existing proj...
oltre 2 anni fa | 2 risposte | 0
2
risposteDomanda
HDL coder multicycle path constraint question
I need to constraint multicycle paths in my design. HDL Coder generates .XDC file for me with the following syntax: # Multic...
circa 5 anni fa | 1 risposta | 0
1
rispostaDomanda
How to have multiple clock inputs on IP Core generated by HDL Coder?
I need to have 2 clock inputs on IP Core generated by HDL Coder. Vivado allows it, but HDL Coder flags an error and demands to ...
quasi 6 anni fa | 0 risposte | 0
0
risposteDomanda
Dual clock Simulink design to implement in HDL Coder using "clock_enable" constraint
Hello, I have dual clock Simulink design to implement in HDL Coder. Clocks are 250 and 125 MHz. I need to setup HDL Coder as ...
quasi 6 anni fa | 0 risposte | 1
