HDL Coder reset - asynchronous and synchronous possible?

26 Mar 2020
1 Risposta
Risposta accettata
Aggiornato 29 Mar 2020
11 Visualizzazioni (30 giorni)

0 voti

Hi,
is it possible to generate HDL code with both, asynchronous and synchronous reset?
https://de.mathworks.com/help/hdlfilter/ports-and-resets.html#bsuyrsd

Accedi per rispondere a questa domanda.

 Risposta accettata

Kiran Kintali
Kiran Kintali il 29 Mar 2020

0 voti

Currently it is not possible. The generated code uses either sync or async reset. Can you explain your usecase?
Thanks

Più risposte (0)

Categorie

Scopri di più su AMD FPGA and SoC Devices in Centro assistenza e File Exchange

Prodotti

Release

R2019b

Tag

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by