Generating HDL code error in the example "HDL Optimized QPSK Receiver with Captured Data"

5 visualizzazioni (ultimi 30 giorni)
BUMHEE LEE
BUMHEE LEE il 10 Apr 2020
Commentato: Kiran Kintali il 18 Apr 2020
I am doing the example for "HDL Optimized QPSK Receiver with Captured Data"(https://www.mathworks.com/help/comm/examples/hdl-optimized-qpsk-receiver-with-captured-data.html)
and got a below message.
1) Generating DUT using verilog was successful. (Default language was set to VDHL)
2) Generating Test bench was failed.
How can I fix it? Could you help me?

Accedi per rispondere a questa domanda.

Risposte (1)

Kiran Kintali
Kiran Kintali il 12 Apr 2020
This is a bug in HDL test bench generation. Please reach out to support@mathworks.com with reproduction steps.

Categorie

Scopri di più su Speed Optimization in Help Center e File Exchange

Tag

Prodotti

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by