Azzera filtri
Azzera filtri

Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.

3 visualizzazioni (ultimi 30 giorni)
Eduardo Flores
Eduardo Flores il 27 Dic 2020
Risposto: YP il 21 Nov 2022
After compiling an FPGA in the loop simulink model with VHDL Verifier for Xilinx or Altera devices the new model with the FIL object appears. On windows, a new terminal shows that a new bitstream is being generated but on Ubuntu 18.05, no file is ever created. Am i missing a configuration step?
  1 Commento
Cau Tran
Cau Tran il 11 Ago 2022
I also had this problem. Can anyone give me advice for this one?
FIL does not generate the bitstream file.

Accedi per commentare.

Accedi per rispondere a questa domanda.

Risposte (1)

YP
YP il 21 Nov 2022
Can you check if xterm is installed?
FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

Categorie

Scopri di più su FPGA, ASIC, and SoC Development in Help Center e File Exchange

Tag

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by