YP

Last seen: 6 mesi fa | Attivo dal 2021

Followers: 0 Following: 0

Messaggio

Statistica

Feeds

Risposto
Issue with Implementing System Clock Constraint in FPGA in the Loop (FIL) Toolbox
Make the following changes, and try again. Sum of IR lengths AFTER: 4 User1 Instruction: 100100000010 User2 Instruction: 1001...

8 mesi fa | 0

Risposto
FIL Simulation Failure on Xilinx ZU19EG: "Did not receive version information" Error (MATLAB 2024b + Vivado 2021.2)
The FPGA clock pin could be wrong. Can you share the board manual file?

8 mesi fa | 0

Risposto
Issue with Implementing System Clock Constraint in FPGA in the Loop (FIL) Toolbox
you can save the custom constraints as an .xdc file, and add the xdc file as the source files in FIL Wizard. click 'Add', choos...

8 mesi fa | 0

| accettato

Risposto
How can I establish hardware-in loop implementation of PYNQ-Z2 on MATLAB using filWizard?
Please try the following changes in the FPGA board wizard: Clock Frequency: 125MHz Clock Pin number: H16 Also connect the Eth...

12 mesi fa | 0

Risposto
Results in FPGA-in-loop is different from Vivado simulation and how to debug
Did you set Reset asserted level to 'Active-low'?

quasi 2 anni fa | 0

| accettato

Risposto
Failed to download the third-party software: FTDI JTAG D2XX library
Please refer to this solution. https://www.mathworks.com/matlabcentral/answers/2017321-the-404-error-when-installing-hdl-verifi...

circa 2 anni fa | 0

Risposto
AXI manager not working with Vivado 2023.1
Hi Dan, Vivado 2023.1 will be supported in R2024a. It's not recommended to use this version for R2023a because it hasn't been t...

oltre 2 anni fa | 0

Risposto
Issue Connecting to Xilinx FPGA Board for Simulation （Windows ，ZYNQ） Error:Did not receive version information from the hardware.
As mentioned on this help doc. https://www.mathworks.com/help/hdlverifier/ug/fpga-board-editor-reference.html If you are usin...

oltre 2 anni fa | 0

| accettato

Risposto
HDL Coder FPGA In The Loop, Error: There is no current hw_target
The message means it failed to program FPGA with JTAG, which should not happen if you are using Ethernet interface. Please be m...

quasi 3 anni fa | 0

Risposto
Issue Connecting to Xilinx FPGA Board for Simulation
I am unable to find the manual for this board online. I can double check your pin setting if you can direct me to any doc/manual...

quasi 3 anni fa | 0

| accettato

Risposto
Issue Connecting to Xilinx FPGA Board for Simulation
Have you installed adept2? https://www.mathworks.com/help/supportpkg/xilinxfpgaboards/ug/InstallDigilentAdept2Runtime.html

quasi 3 anni fa | 0

Risposto
Is it possible to do co-cimulation for target Nexys A7?
We don't support Neyxs A7 board out-of-the-box, but you can create a custom board for FPGA-in-the-loop simulation. I think JTAG...

circa 3 anni fa | 0

Risposto
Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
Can you check if xterm is installed? FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

circa 3 anni fa | 0

Risposto
Set up HDL verifier
The command line window shows "Expected programming file not generated". You may need to check the project log see why the bit ...

circa 3 anni fa | 0

Risposto
Bitstream generation problem in HDL coder
At the last step in HDL Workflow Advisor, the FIL project will be synthesized, and then an external shell will pop up to continu...

oltre 3 anni fa | 0

Risposto
HDL Verifier Max Bit Width Using System Object
Hi David, Do you mean FIL system object? FIL doesn't support sytem verilog HDL. Can you attach your code and elaborate your wor...

circa 4 anni fa | 0

| accettato

Risposto
Xilinx ZCU111 OFDM example doesn't load
Can you rerun the hardware setup for the support package? Please follow "Hardware Setup" section as mentioned in https://www.m...

oltre 4 anni fa | 1

Risposto
Error in example "5G NR Cell Search Using Xilinx RFSoC Device"
Hi, Do you mean you have successfully finished the last 'load' screen of socBuilder, but saw error when you click the 'Monitor ...

quasi 5 anni fa | 0