Set up HDL verifier
Mostra commenti meno recenti
how can i fix this problem?
PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.
Risposte (1)
YP
il 21 Nov 2022
0 voti
The command line window shows "Expected programming file not generated".
You may need to check the project log see why the bit file gen failed.
Categorie
Scopri di più su FPGA, ASIC, and SoC Development in Centro assistenza e File Exchange
il 16 Gen 2021
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
