The function block "Integrate and Dump" (Simulink) is not supported for HDL code generation. Is there a similar one which is supported for HDL code generation? Thanks a lot!

3 visualizzazioni (ultimi 30 giorni)
I am using HDL coder to convert my simlink design to VHDL code. There is an error generated saying "Integrate and Dump" is not supported for HDL code generation. I am wondering if there is a similar block to "Integrate and Dump" which is supported for HDL code generation. Thanks a lot!

Risposta accettata

Bharath Venkataraman
Bharath Venkataraman il 14 Giu 2021
There isn't a direct single block substiture for the Integrate and Dump block, but the attached model shows the way you can model the behavior using more basic blocks.
  3 Commenti
Hong Zhao
Hong Zhao il 16 Giu 2021
I have replaced delay3 with rate transition block and it worked out for my project perfectly. Thanks again!

Accedi per commentare.

Più risposte (0)

Tag

Prodotti


Release

R2021a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by