Statistica
5 Domande
0 Risposte
RANK
105.702
of 293.534
REPUTAZIONE
0
CONTRIBUTI
5 Domande
0 Risposte
ACCETTAZIONE DELLE RISPOSTE
20.0%
VOTI RICEVUTI
0
RANK
of 148.733
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
How to disable clockdriver logic and clr port (automatic added) in generated vhdl code?
The dev enviroment of my experiment is Matlab 2020b with Vivavdo 2020. I attached the sysgen model and relative configuration f...
12 mesi fa | 1 risposta | 0
1
rispostaDomanda
tristate input in hdl verifier?
Hi guys, I met a problem on how to generate tristate bus stimulus in hdl verifier. In details, I need to verify a bus read/writ...
quasi 2 anni fa | 0 risposte | 0
0
risposteDomanda
How to update HDL verifier block when VHDL source changes its port definition?
I couldn't find a way to update the block when vhdl source change its source file. So, I have to manually add or remove those de...
quasi 2 anni fa | 2 risposte | 0
2
risposteDomanda
Exception on debug C shared library based application when using visual studio 2017
Hello guys, Now, I try and study to use Matlab library compiler to convert matlab script to library function, and call it in C ...
circa 2 anni fa | 1 risposta | 0
1
rispostaDomanda
Question on zp2sos gain scaling?
Hello guys, I have a question on matlab zp2sos function. The question is how matlab do scaling when convert z/p/k to zeros...
quasi 7 anni fa | 0 risposte | 0