photo

xiaodong yu


Last seen: 7 mesi fa Attivo dal 2023

Followers: 0   Following: 0

Statistica

MATLAB Answers

7 Domande
1 Risposta

RANK
135.824
of 299.984

REPUTAZIONE
0

CONTRIBUTI
7 Domande
1 Risposta

ACCETTAZIONE DELLE RISPOSTE
28.57%

VOTI RICEVUTI
0

RANK
 of 20.857

REPUTAZIONE
N/A

VALUTAZIONE MEDIA
0.00

CONTRIBUTI
0 File

DOWNLOAD
0

ALL TIME DOWNLOAD
0

RANK

of 166.841

CONTRIBUTI
0 Problemi
0 Soluzioni

PUNTEGGIO
0

NUMERO DI BADGE
0

CONTRIBUTI
0 Post

CONTRIBUTI
0 Pubblico Canali

VALUTAZIONE MEDIA

CONTRIBUTI
0 Punti principali

NUMERO MEDIO DI LIKE

  • Thankful Level 2
  • First Answer

Visualizza badge

Feeds

Visto da

Domanda


Do the additional delays added by adaptive pipeline distroy the alignment between signal paths?
Hi, I want to use adaptive pipeline to optimize the multiply-add module in HDL coder for xilinx FPGA. I enable adaptive piplin...

10 mesi fa | 1 risposta | 0

1

risposta

Risposto
HDL Coder reset control
Hi Androw I want to find out all the delay module with "default reset". I use following command, but it is failed. do you have ...

oltre un anno fa | 0

Domanda


mapping lookup table to block ram
I use HDL coder, lookup table block. and enable the option to map look up table to RAM. I have add a piple register right at th...

quasi 2 anni fa | 1 risposta | 0

1

risposta

Domanda


HDL simulation logic analyzer is slow
my logic analyzer in HDL simulation is slow. can graphic card help on it or adding more grafic memery?

quasi 2 anni fa | 0 risposte | 0

0

risposte

Domanda


HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing
Hi, experts I try to use the module of "complex to Magnitude and Angle (CMA)" on xilinx FPGA with clock of 160MHz. the critica...

oltre 2 anni fa | 1 risposta | 0

1

risposta

Domanda


timing control module _tc.v have failed path to other module
my HDL code from HDL codeGen has timing error. Some of the failed path are from module _tc.v to other modules. in the tc.v mod...

oltre 2 anni fa | 0 risposte | 0

0

risposte

Domanda


wlanhdlreceiver use only 64 sample to do fine symbol timming. is it enough for 40M, 80M and 16MHz wlan signal?
I am learning on the wlanHDLReceiver HDL design. the Design uses 64 data to do fine symbol timing. But in Matlab .m reference de...

oltre 2 anni fa | 1 risposta | 0

1

risposta

Domanda


evm demoded from wlan ofdm signal with comm.Phasenoise() increased round 3dB from 80MHz to 160MHz signal bandwidth.
Hi, I am using a comm.Phasenoise to check the phase noise effect on EVM for a demoduation of wlan ofdm signal. the simulation...

oltre 2 anni fa | 0 risposte | 0

0

risposte