Community Profile

photo

Igor Freire


Universidade Federal do Pará

Last seen: 5 mesi fa |  Attivo dal 2017

Followers: 0   Following: 0

Contatto

Statistiche

  • Thankful Level 1

Visualizza badge

Feeds

Visto da

Risposto
Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, Thanks for the information. These alternatives may be helpful at some point. However, I think the use that I was envision...

quasi 7 anni fa | 0

Domanda


Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, I would like to generate a baseband processor IP using HDL coder and implement it on an FPGA connected to Simulink (in th...

circa 7 anni fa | 2 risposte | 0

2

risposte