Azzera filtri
Azzera filtri

filter design and sampling rate

1 visualizzazione (ultimi 30 giorni)
Daniel
Daniel il 26 Mag 2016
Hi, i am using the fdtool to design an HPF.
i have an ADC that goes to a FPGA. the FPGA clock i will be using is 20MHz i want to filter 10kHZ signal and want to pass from 300Khz I have 256 multipliers.
using the FDATOOL i get a very large FILTER order should i lower the FPGA clock , use the FILTER and then speed up the clock again?

Accedi per rispondere a questa domanda.

Risposte (0)

Categorie

Scopri di più su FPGA, ASIC, and SoC Development in Help Center e File Exchange

Tag

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by