Community Profile

photo

Kranti Balaga

Last seen: 5 giorni fa |  Attivo dal 2021

Statistics

  • Knowledgeable Level 1
  • Revival Level 2
  • First Answer

Visualizza badge

Content Feed

Visto da

Risposto
Is it possible to extend the bus width from 32bit(16 for I,16 for Q) to 64bit(32 for I, 32 for Q) in HDL QAM Transmitter and Receiver?
We dont have an option to do automatically by configuring a parameter. You can start changing the symbol modulator and pulse sha...

6 mesi fa | 0

| accettato

Risposto
HDL QPSK Transmitter and Receiver CFO problem
Yes, simply you can provide the Symbol rate in the Inputdata mask, change the Carrier Frequency Offset (in Hz) corresponding to...

8 mesi fa | 0

Risposto
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, I am fine, hope you are doing well. The more average length gives a better/accurate estimate, but that d...

8 mesi fa | 0

Risposto
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, The value 0.125 implied in the algorithm that we choose. Implemented correlation based estimation, as the r...

9 mesi fa | 0

Risposto
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, In QPSK single carrier model, the carrier frequency estimates in steps of coarse and fine estimates which a...

9 mesi fa | 0

| accettato

Risposto
Modifying the QPSK RX for TDD for hw/sw design in ad9361
Hi Muhammad, The Model you are referring is not supported for discrete valid of inputs, and the receiver is expecting alw...

oltre un anno fa | 0

Risposto
HDL optimized QPSK TX and RX combined
Hi, There are some limitations in the model due to receiver architecture. Here, Timing recovery would be self synchronizin...

circa 2 anni fa | 0

Risposto
Addition of signals in simulink
Hi, To demodulate the I and Q signals without using QPSK demodulator block can be done for the hard decision. You can get I...

circa 2 anni fa | 0