photo

Sanjay Boorle

Last seen: 8 giorni fa Attivo dal 2018

Followers: 0   Following: 0

Statistica

All
MATLAB Answers

0 Domande
6 Risposte

Cody

0 Problemi
15 Soluzioni

RANK
2.373
of 300.381

REPUTAZIONE
26

CONTRIBUTI
0 Domande
6 Risposte

ACCETTAZIONE DELLE RISPOSTE
0.00%

VOTI RICEVUTI
5

RANK
 of 20.941

REPUTAZIONE
N/A

VALUTAZIONE MEDIA
0.00

CONTRIBUTI
0 File

DOWNLOAD
0

ALL TIME DOWNLOAD
0

RANK
30.647
of 168.477

CONTRIBUTI
0 Problemi
15 Soluzioni

PUNTEGGIO
160

NUMERO DI BADGE
1

CONTRIBUTI
0 Post

CONTRIBUTI
0 Pubblico Canali

VALUTAZIONE MEDIA

CONTRIBUTI
0 Punti principali

NUMERO MEDIO DI LIKE

  • Knowledgeable Level 2
  • First Answer
  • Solver

Visualizza badge

Feeds

Visto da

Risposto
Propagation of signals in RF Data Converter block in simulation and on hardware
Hi @Sergei, In the attached model, the RFDC simulation is set to "Pass-through", in this mode the ADC output is same as the D...

5 mesi fa | 2

| accettato

Risposto
RF Data Converter: input/output data types
Hi @Sergei, Here are my repsonses to your questions. #1) On hardware, the output level of ADC depends on the input analog ...

5 mesi fa | 1

| accettato

Risposto
Help to understand RF Data Converter clocking
Hi @Sergei, The FPGA sample time must always match the stream clock frequency shown on RF Data Converter block mask. From...

5 mesi fa | 2

| accettato

Risposto
Usage of SoC Blockset with custom Vivado Block Design
Hi Samuel, Yes, it is possible to create a custom board without processing system. You can refer the custom board example. You ...

circa 3 anni fa | 0

| accettato

Risposto
Custom board ZCU104 fails to load in external mode
To register sysroot, run the following command. Make sure you provide the board support name you used during ZCU104 board suppor...

circa 3 anni fa | 0

Risposto
socModelCreator failed to generate design
Vivado has a bug that it will errors out to say an IP does not support Zynq RFSoC family even though the IP says it supports it....

circa 3 anni fa | 0