photo

Prashanthi Pathipati


Last seen: 7 mesi fa |  Attivo dal 2023

Followers: 0   Following: 0

Statistica

  • Thankful Level 2
  • First Answer

Visualizza badge

Feeds

Visto da

Domanda


Under Reference design parameters, there is ethernet interface instead of JTAG connection .
https://in.mathworks.com/help/hdlcoder/ug/ip-core-generation-workflow-without-an-embedded-arm-processor-xilinx-kintex-7-kc705.ht...

8 mesi fa | 0 risposte | 0

0

risposte

Domanda


matlab function example or suggestion, so that it will generate hdl code in verilog using non blocking assignments
1.how to code matlab function so that it will generate hdl code in verilog using non blocking assignments,any example?

11 mesi fa | 1 risposta | 0

1

risposta

Domanda


hdl generated ip stuck at synthesis part in vivado
i have included the generated matlab hdl generated ip in my vivado block design ,but its been stuck at synthesis part,i have tri...

11 mesi fa | 1 risposta | 0

1

risposta

Domanda


I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
generate logic is in initial block ,can anyone suggest me a way to generate sensitive list in the matlab hdl ip

12 mesi fa | 1 risposta | 0

1

risposta

Domanda


ip core generation stuck at hdl code generation step
i have to convert function to ip using hdl coder but while converting it stuck at HDL code generation 1.the ouput Q port has 12...

circa un anno fa | 1 risposta | 0

1

risposta

Risposto
I am installing Matlab R2022b for Linux on Ubuntu 22.04, but when I reach the Login name process, it freezes every time.
try using ~/Downloads/matlab$ ./install

oltre un anno fa | 0