photo

Kristina


JSC SRI Atoll

Attivo dal 2014

Followers: 0   Following: 0

Messaggio

Statistica

  • Thankful Level 1

Visualizza badge

Feeds

Visto da

Domanda


Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?
Hello. Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA...

circa 9 anni fa | 1 risposta | 0

1

risposta

Domanda


Why do I receive "Unable to match the starting point because it has been elaborated in Altera or it is inside a Stateflow or an MATLAB Function block."?
When I use HDL Workflow Advisor - target workflow "Generic ASIC/FPGA", the last step 4.3. gave me a message "Failed Unable to ma...

oltre 9 anni fa | 1 risposta | 0

1

risposta