Demonstrates the use of Parallel Link Designer in the Signal Integrity Toolbox™ in MATLAB® to set up a post-layout analysis of a DDRx interface on a Main Board having a CPU connected to two DIMM slots to verify that waveform quality and timing margins are met by the PCB database. Many of the steps illustrated in this example are also applicable to Serial Link Designer for post-layout analysis of SERDES links.

Use Signal Integrity Toolbox™ for MATLAB to analyze a DDR5 interface with the IBIS-AMI feature Clock-Forwarding enabled for analysis of system margins. IBIS BIRD 204, "DQ_DQS GetWave Flow for Clock Forwarding Modeling," adds the ability to pass in an external Clock signal (or Strobe, as appropriate) to an Address (or Data) IBIS-AMI receiver GetWave model using the clock_times pointer defined by the IBIS specification. A new AMI Reserver Parameter, Rx_Use_Clock_Input, is used to enable this functionality.

Demonstrates the use of Parallel Link Designer in the Signal Integrity Toolbox™ to perform Timing Analysis using "Setup and Hold" margins or by Waveform "Eye-Diagram" Compliance Masks for the DDR (Double Data Rate) family of memory interface protocols. An example kit where both Timing and Waveform Mask analysis would be DDR4 (Double Data Rate) Memory Down. Specifically for DDR4 systems, Timing Analysis is performed on Clock-Address/Command interface, and Waveform Compliance Masks are applied to Strobe-Data(DQS-DQ) interface. Other DDR types may use only Timing Analysis, or only Waveform Mask Analysis or a blend depending on each individual standard.

Implement a low-power DDR5 (LPDDR5) interface for pre-layout analysis or post-layout verification.

Implement a 1-slot generic DDR5 RDIMM interface for pre-layout analysis or post-layout verification.

Implement a DDR4 memory down (MD) interface for pre-layout analysis or post-layout verification.