Statistica
RANK
3.639
of 301.533
REPUTAZIONE
15
CONTRIBUTI
3 Domande
3 Risposte
ACCETTAZIONE DELLE RISPOSTE
100.0%
VOTI RICEVUTI
10
RANK
21.093 of 21.316
REPUTAZIONE
0
VALUTAZIONE MEDIA
3.90
CONTRIBUTI
9 File
DOWNLOAD
208
ALL TIME DOWNLOAD
39638
RANK
of 175.212
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Refer to the following External Bug Report for a resolution to this issue: https://www.mathworks.com/support/bugreports/2656440...
oltre 4 anni fa | 5
| accettato
Domanda
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Since returning to the office in 2022, I have been unable to use HDL Workflow Advisor with Xilinx Vivado. I see the following er...
oltre 4 anni fa | 2 risposte | 5
2
risposteGenerate C code for HLS?
While HLS does take C/C++ as an input, it typically requires some amount of hardware specification to successfully generate HDL....
circa 5 anni fa | 0
| accettato
Domanda
Generate C code for HLS?
Can I generate C code from MATLAB and Simulink and then feed it into a high-level synthesis (HLS) tool to generate HDL?
circa 5 anni fa | 2 risposte | 0
2
risposteDoes HDL Coder support the VHDL fixed-point and floating-point packages?
No. To ensure full portability and numerical consistency with MATLAB rounding and saturation, HDL Coder generates this functiona...
oltre 5 anni fa | 0
| accettato
Domanda
Does HDL Coder support the VHDL fixed-point and floating-point packages?
Does the VHDL code generated by HDL Coder use the IEEE VHDL fixed-point or floating-point packages (IEEE.fixed_pkg.all, IEEE.flo...
oltre 5 anni fa | 1 risposta | 0
