Design and Simulate an Algorithm Using Vitis Model Composer | Getting Started with the Avnet ZUBoard, Part 2 - MATLAB & Simulink
Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
  • Chapters
  • descriptions off, selected
  • captions off, selected

      Design and Simulate an Algorithm Using Vitis Model Composer | Getting Started with the Avnet ZUBoard, Part 2

      From the series: Getting Started with the Avnet ZUBoard

      Become familiar with the project workflow and simulate a FIR filter using MATLAB®, Simulink®, and AMD-Xilinx® Vitis™ Model Composer. Change system conditions and view simulation results. When simulation is complete, create a final IP block.

      Published: 26 Aug 2022

      Learn More

      Learn more about Vitis Model Composer
      Enroll in a Vitis Model Composer training course
      Related Information
      Get Simulink trial software

      Feedback

      Up Next:

      Import a FIR filter IP block into AMD-Xilinx Vivado Design Suite and perform design validation. Then create a standalone design, validate it, and run behavioral simulation.

      Elaborate the Design Using Vivado

      View full series (4 Videos)

      Related Videos:
      Set Up a Project | Getting Started with the Avnet ZUBoard, Part 1 (3:52)
      Program the Design onto an FPGA Using Vivado | Getting Started with the Avnet ZUBoard, Part 4 (3:56)
      Elaborate the Design Using Vivado | Getting Started with the Avnet ZUBoard, Part 3 (4:16)
      Designing AI Engines of Xilinx Versal ACAP Using Simulink and Vitis Model Composer (21:00)
      Simulate Using Model Composer | Getting Started with the Avnet Ultra96, Part 2 (6:48)

      View more related videos